
1996 Microchip Technology Inc.
DS30412C-page 157
PIC17C4X
Applicable Devices 42 R42 42A 43 R43 44
FIGURE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER TIMING
TABLE 17-4:
RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS
Parameter
No.
Sym
Characteristic
Min
Typ
Max
Units
Conditions
30
TmcL
MCLR Pulse Width (low)
100 *
—
ns
31
Twdt
Watchdog Timer Time-out Period
(Prescale = 1)
5 *
12
25 *
ms
32
Tost
Oscillation Start-up Timer Period
1024 TOSC §ms
TOSC = OSC1 period
33
Tpwrt
Power-up Timer Period
40 *
96
200 *
ms
35
TmcL2adI MCLR to System Interface bus
(AD15:AD0) invalid
—
100 *
ns
*
These parameters are characterized but not tested.
Data in “Typ” column is at 5V, 25C unless otherwise stated. These parameters are for design guidance only and are not
tested.
These parameters are for design guidance only and are not tested, nor characterized.
§
This specication ensured by design.
VDD
MCLR
Internal
POR
PWRT
Time-out
OSC
Time-out
Internal
RESET
Watchdog
Timer
RESET
33
32
30
31
Address /
Data
35